

LP2987/LP2988 Micropower, 200 mA Ultra Low-Dropout Voltage Regulator with Programmable Power-On Reset Delay; Low Noise Version Available (LP2988)

General Description

The LP2987/8 are fixed-output 200 mA precision LDO voltage regulators with power-ON reset delay which can be implemented using a single external capacitor.

The LP2988 is specifically designed for noise-critical applications. A single external capacitor connected to the Bypass pin reduces regulator output noise.

Using an optimized VIP[™] (Vertically Integrated PNP) process, these regulators deliver superior performance:

Dropout Voltage: 180 mV @ 200 mA load, and 1 mV @ 1 mA load (typical).

Ground Pin Current: 1 mA @ 200 mA load, and 200 μA @ 10 mA load (typical).

Sleep Mode: The LP2987/8 draws less than 2 μA quiescent current when shutdown pin is held low.

Error Flag/Reset: The error flag goes low when the output drops approximately 5% below nominal. This pin also provides a power-ON reset signal if a capacitor is connected to the DELAY pin.

Precision Output: Standard product versions of the LP2987 and LP2988 are available with output voltages of 5.0V, 3.8V, 3.3V, 3.2V, 3.0V, or 2.8V, with guaranteed accuracy of 0.5% ("A" grade) and 1% (standard grade) at room temperature.

Features


- Ultra low dropout voltage
- Power-ON reset delay requires only one component
- Bypass pin for reduced output noise (LP2988)
 - Guaranteed continuous output current 200 mA
 - Guaranteed peak output current > 250 mA
- SO-8 and mini SO-8 surface mount packages
- <2 µA quiescent current when shutdown</p>
- Low ground pin current at all loads
- 0.5% output voltage accuracy ("A" grade)
- Wide supply voltage range (16V max)
- Overtemperature/overcurrent protection
- -40°C to +125°C junction temperature range

Applications

- Cellular Phone
- Palmtop/Laptop Computer
- Camcorder, Personal Stereo, Camera

March 2005


Block Diagrams




VIP[™] is a trademark of National Semiconductor Corporation.



Connection Diagram (LP2987)





8-Lead LLP Surface Mount Package

For ordering information, refer to Table 1in this document.

Top View See NS Package Drawing Number LDC08A


Ordering Information (LP2987)

Output Voltage	Grade	Order Information	Package Marking	Supplied as:
5	А	LP2987AIMMX-5.0	L44A	3500 Units on Tape Reel
5	A	LP2987AIMM-5.0	L44A	1000 Units on Tape Reel
5	STD	LP2987IMMX-5.0	L44B	3500 Units on Tape Reel
5	STD	LP2987IMM-5.0	L44B	1000 Units on Tape Reel
3.8	А	LP2987AIMMX-3.8	L96A	3500 Units on Tape Reel
3.8	А	LP2987AIMM-3.8	L96A	1000 Units on Tape Reel
3.8	STD	LP2987IMMX-3.8	L96B	3500 Units on Tape Reel
3.8	STD	LP2987IMM-3.8	L96B	1000 Units on Tape Reel
3.3	А	LP2987AIMMX-3.3	L43A	3500 Units on Tape Reel
3.3	А	LP2987AIMM-3.3	L43A	1000 Units on Tape Reel
3.3	STD	LP2987IMMX-3.3	L43B	3500 Units on Tape Reel
3.3	STD	LP2987IMM-3.3	L43B	1000 Units on Tape Reel
3.2	А	LP2987AIMMX-3.2	L66A	3500 Units on Tape Reel
3.2	А	LP2987AIMM-3.2	L66A	1000 Units on Tape Reel
3.2	STD	LP2987IMMX-3.2	L66B	3500 Units on Tape Reel
3.2	STD	LP2987IMM-3.2	L66B	1000 Units on Tape Reel
3.0	А	LP2987AIMMX-3.0	L42A	3500 Units on Tape Reel

	TABLE 1. Packa	ge Marking and Ordering Info	ormation (Continued)	
Dutput Voltage	Grade	Order Information	Package Marking	Supplied as:
3.0	A	LP2987AIMM-3.0	L42A	1000 Units on Tape and Reel
3.0	STD	LP2987IMMX-3.0	L42B	3500 Units on Tape and Reel
3.0	STD	LP2987IMM-3.0	L42B	1000 Units on Tape and Reel
2.8	А	LP2987AIMMX-2.8	L89A	3500 Units on Tape and Reel
2.8	А	LP2987AIMM-2.8	L89A	1000 Units on Tape and Reel
2.8	STD	LP2987IMMX-2.8	L89B	3500 Units on Tape and Reel
2.8	STD	LP2987IMM-2.8	L89B	1000 Units on Tape and Reel
5	А	LP2987AIMX-5.0	2987AIM5.0	2500 Units on Tape and Reel
5	А	LP2987AIM-5.0	2987AIM5.0	Shipped in Anti-Static Rails
5	STD	LP2987IMX-5.0	2987IM5.0	2500 Units on Tape and Reel
5	STD	LP2987IM-5.0		Shipped in Anti-Static Rails
3.8	А	LP2987AIMX-3.8	2987AIM3.8	2500 Units on Tape and Reel
3.8	А	LP2987AIM-3.8	2987AIM3.8	Shipped in Anti-Static Rails
3.8	STD	LP2987IMX-3.8	2987IM3.8	2500 Units on Tape and Reel
3.8	STD	LP2987IM-3.8	2987IM3.8	Shipped in Anti-Static Rails
3.3	А	LP2987AIMX-3.3	2987AIM3.3	2500 Units on Tape and Reel
3.3	А	LP2987AIM-3.3	2987AIM3.3	Shipped in Anti-Static Rails
3.3	STD	LP2987IMX-3.3	2987IM3.3	2500 Units on Tape and Reel
3.3	STD	LP2987IM-3.3	2987IM3.3	Shipped in Anti-Static Rails
3.2	А	LP2987AIMX-3.2	2987AIM3.2	2500 Units on Tape and Reel
3.2	А	LP2987AIM-3.2	2987AIM3.2	Shipped in Anti-Static Rails
3.2	STD	LP2987IMX-3.2	2987IM3.2	2500 Units on Tape and Reel
3.2	STD	LP2987AIM-3.2	2987IM3.2	Shipped in Anti-Static Rails
3.0	A	LP2987IMX-3.0	2987AIM3.0	2500 Units on Tape and Reel
3.0	А	LP2987AIM-3.0	2987AIM3.0	Shipped in Anti-Static


	TABLE 1. Packag	ge Marking and Ordering Inf	ormation (Continued)		
Output Voltage	Grade	Order Information	Package Marking	Supplied as:	
3.0	STD	LP2987IMX-3.0	2987IM3.0	2500 Units on Tape and Reel	
3.0	STD	LP2987IM-3.0	2987IM3.0	Shipped in Anti-Static Rails	
2.8	A	LP2987AIMX-2.8	2987AIM2.8	2500 Units on Tape and Reel	
2.8	А	LP2987AIM-2.8	2987AIM2.8	Shipped in Anti-Static Rails	
2.8	STD	LP2987IMX-2.8	2987IM2.8	2500 Units on Tape and Reel	
2.8	STD	D LP2987AIM-2.8 2987AIM2.8 Sh		Shipped in Anti-Static Rails	
B-Lead LLP		•	•	•	
5	A	LP2987AILD-5	L009A	1000 Units on Tape and Reel	
5	A	LP2987AILDX-5	L009A	4500 Units on Tape and Reel	
5	STD	LP2987ILD-5	L009AB	1000 Units on Tape and Reel	
5	STD	LP2987ILDX-5	L009AB	4500 Units on Tape and Reel	
3.3	А	LP2987AILD-3.3	L008A	1000 Units on Tape and Reel	
3.3	A	LP2987AILDX-3.3	L008A	4500 Units on Tape and Reel	
3.3	STD	LP2987ILD-3.3	L008AB	1000 Units on Tape and Reel	
3.3	STD	LP2987ILDX-3.3	L008AB	4500 Units on Tape and Reel	
3.0	А	LP2987AILD-3.0	L007A	1000 Units on Tape an Reel	
3.0	А	LP2987AILDX-3.0	L007A	4500 Units on Tape an Reel	
3.0	STD	LP2987ILD-3.0	L007AB	1000 Units on Tape and Reel	
3.0	STD	LP2987ILDX-3.0	L007AB	4500 Units on Tape and Reel	

Connection Diagram (LP2988)



For ordering information, refer to *Table 1*in this document.





See NS Package Drawing Number LDC08A

Ordering Information (LP2988)

Output Voltage	Grade	Order Information	Package Marking	Supplied as:
5.7	A	LP2988AIMMX-5.7	LF2A	3500 Units on Tape a Reel
5.7	A	LP2988AIMM-5.7	LF2A	1000 Units on Tape a Reel
5.7	STD	LP2988IMMX-5.7	LF2B	3500 Units on Tape a Reel
5.7	STD	LP2988IMM-5.7	LF2B	1000 Units on Tape a Reel
5.0	A	LP2988AIMMX-5.0	L51A	3500 Units on Tape a Reel
5.0	A	LP2988AIMM-5.0	L51A	1000 Units on Tape a Reel
5.0	STD	LP2988IMMX-5.0	L51B	3500 Units on Tape a Reel
5.0	STD	LP2988IMM-5.0	L51B	1000 Units on Tape a Reel
3.8	А	LP2988AIMMX-3.8	LOAA	3500 Units on Tape a Reel
3.8	А	LP2988AIMM-3.8	LOAA	1000 Units on Tape a Reel
3.8	STD	LP2988IMMX-3.8	LOAB	3500 Units on Tape a Reel
3.8	STD	LP2988IMM-3.8	LOAB	1000 Units on Tape a Reel
3.3	А	LP2988AIMMX-3.3	L50A	3500 Units on Tape a Reel
3.3	A	LP2988AIMM-3.3	L50A	1000 Units on Tape a Reel
3.3	STD	LP2988IMMX-3.3	L50B	3500 Units on Tape a Reel
3.3	STD	LP2988IMM-3.3	L50B	1000 Units on Tape a Reel
3.2	А	LP2988AIMMX-3.2	L67A	3500 Units on Tape a Reel
3.2	А	LP2988AIMM-3.2	L67A	1000 Units on Tape a Reel

	TABLE 2. Packa	ge Marking and Ordering Inf	formation (Continued)	
Output Voltage	Grade	Order Information	Package Marking	Supplied as:
3.2	STD	LP2988IMMX-3.2	L67B	3500 Units on Tape an Reel
3.2	STD	LP2988IMM-3.2	L67B	1000 Units on Tape an Reel
3.0	A	LP2988AIMMX-3.0	L49A	3500 Units on Tape ar Reel
3.0	A	LP2988AIMM-3.0	L49A	1000 Units on Tape ar Reel
3.0	STD	LP2988IMMX-3.0	L49B	3500 Units on Tape ar Reel
3.0	STD	LP2988IMM-3.0	L49B	1000 Units on Tape ar Reel
2.8	А	LP2988AIMMX-2.8	LOIA	3500 Units on Tape ar Reel
2.8	А	LP2988AIMM-2.8	LOIA	1000 Units on Tape ar Reel
2.8	STD	LP2988IMMX-2.8	LOIB	3500 Units on Tape ar Reel
2.8	STD	LP2988IMM-2.8	LOIB	1000 Units on Tape ar Reel
2.7	А	LP2988AIMMX-2.7	LCVA	3500 Units on Tape ar Reel
2.7	А	LP2988AIMM-2.7	LCVA	1000 Units on Tape an Reel
2.7	STD	LP2988IMMX-2.7	LCVB	3500 Units on Tape ar Reel
2.7	STD	LP2988IMM-2.7	LCVB	1000 Units on Tape ar Reel
2.5	А	LP2988AIMMX-2.5	L99A	3500 Units on Tape ar Reel
2.5	А	LP2988AIMM-2.5	L99A	1000 Units on Tape ar Reel
2.5	STD	LP2988IMMX-2.5	L99B	3500 Units on Tape ar Reel
2.5	STD	LP2988IMM-2.5	L99B	1000 Units on Tape ar Reel
5.0	А	LP2988AIMX-5.0	2988AIM5.0	2500 Units on Tape ar Reel
5.0	А	LP2988AIM-5.0	2988AIM5.0	Shipped in Anti-Statio Rails
5.0	STD	LP2988IMX-5.0	2988IM5.0	2500 Units on Tape ar Reel
5.0	STD	LP2988IM-5.0	2988IM5.0	Shipped in Anti-Statio Rails
3.8	А	LP2988AIMX-3.8	2988AIM3.8	2500 Units on Tape an Reel
3.8	А	LP2988AIM-3.8	2988AIM3.8	Shipped in Anti-Static Rails
3.8	STD	LP2988IMX-3.8	2988IM3.8	2500 Units on Tape ar Reel

	TABLE 2. Packa	ge Marking and Ordering Inf	ormation (Continued)	
Output Voltage	Grade	Order Information	Package Marking	Supplied as:
3.8	STD	LP2988IM-3.8	2988IM3.8	Shipped in Anti-Static Rails
3.3	А	LP2988AIMX-3.3	2988AIM3.3	2500 Units on Tape and Reel
3.3	А	LP2988AIM-3.3	2988AIM3.3	Shipped in Anti-Static Rails
3.3	STD	LP2988IMX-3.3	2988IM3.3	2.5k Units on Tape and Reel
3.3	STD	LP2988IM-3.3	2988IM3.3	Shipped in Anti-Static Rails
3.2	А	LP2988AIMX-3.2	2988AIM3.2	2500 Units on Tape and Reel
3.2	А	LP2988AIM-3.2	2988AIM3.2	Shipped in Anti-Static Rails
3.2	STD	LP2988IMX-3.2	2988IM3.2	2500 Units on Tape and Reel
3.2	STD	LP2988IM-3.2	2988IM3.2	Shipped in Anti-Static Rails
3.0	А	LP2988AIMX-3.0	2988AIM3.0	2500 Units on Tape and Reel
3.0	А	LP2988AIM-3.0	2988AIM3.0	Shipped in Anti-Static Rails
3.0	STD	LP2988IMX-3.0	2988IM3.0	2500 Units on Tape and Reel
3.0	STD	LP2988IM-3.0	2988IM3.0	Shipped in Anti-Static Rails
2.8	А	LP2988AIMX-2.8	2988AIM2.8	2500 Units on Tape and Reel
2.8	А	LP2988AIM-2.8	2988AIM2.8	Shipped in Anti-Static Rails
2.8	STD	LP2988IMX-2.8	2988IM2.8	2500 Units on Tape and Reel
2.8	STD	LP2988IM-2.8	2988IM2.8	Shipped in Anti-Static Rails
2.7	А	LP2988AIMX-2.7	2988AIM2.7	2500 Units on Tape and Reel
2.7	А	LP2988AIM-2.7	2988AIM2.7	Shipped in Anti-Static Rails
2.7	STD	LP2988IMX-2.7	2988IM2.7	2500 Units on Tape and Reel
2.7	STD	LP2988IM-2.7	2988IM2.7	Shipped in Anti-Static Rails
2.5	А	LP2988AIMX-2.5	2988AIM2.5	2500 Units on Tape and Reel
2.5	А	LP2988AIM-2.5	2988AIM2.5	Shipped in Anti-Static Rails
2.5	STD	LP2988IMX-2.5	2988IM2.5	2500 Units on Tape and Reel
2.5	STD	LP2988IM-2.5	2988IM2.5	Shipped in Anti-Static

	TABLE 2. Packag	ge Marking and Ordering Inf	ormation (Continued)	
Output Voltage	Grade	Order Information	Package Marking	Supplied as:
8-Lead LLP				
5	A	LP2988AILD-5	L01DA	1000 Units on Tape and Reel
5	A	LP2988AILDX-5	L01DA	4500 Units on Tape and Reel
5	STD	LP2988ILD-5	L01DAB	1000 Units on Tape and Reel
5	STD	LP2988ILDX-5	L01DAB	4500 Units on Tape and Reel
3.3	А	LP2988AILD-3.3	L01CA	1000 Units on Tape an Reel
3.3	А	LP2988AILDX-3.3	L01CA	4500 Units on Tape an Reel
3.3	STD	LP2988ILD-3.3	L01CAB	1000 Units on Tape an Reel
3.3 STD LP2988ILDX-3.3	LP2988ILDX-3.3	L01CAB	4500 Units on Tape and Reel	
3.0	А	LP2988AILD-3.0	L01BA	1000 Units on Tape and Reel
3.0	А	LP2988AILDX-3.0	L01BA	4500 Units on Tape and Reel
3.0	STD	LP2988ILD-3.0	L01BAB	1000 Units on Tape an Reel
3.0	STD	LP2988ILDX-3.0	L01BAB	4500 Units on Tape and Reel
2.5	А	LP2988AILD-2.5	L01AA	1000 Units on Tape and Reel
2.5	А	LP2988AILDX-2.5	L01AA	4500 Units on Tape an Reel
2.5	STD	LP2988ILD-2.5	L01AAB	1000 Units on Tape and Reel
2.5	STD	LP2988ILDX-2.5	L01AAB	4500 Units on Tape an Reel

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/

please contact the National Semico		Input Supply Voltage	
Distributors for availability and sp	ecifications.	(Operating)	2.1V to +16V
Storage Temperature Range	–65°C to +150°C	Shutdown Pin	-0.3V to +16V
Operating Junction		Sense Pin	-0.3V to +6V
Temperature Range	–40°C to +125°C	Output Voltage	
Lead Temperature		(Survival) (Note 4)	-0.3V to +16V
(Soldering, 5 seconds)	260°C	I _{OUT} (Survival)	Short Circuit Protected
ESD Rating (Note 2)	2 kV	Input-Output Voltage	
Power Dissipation (Note 3)	Internally Limited	(Survival) (Note 5)	-0.3V to +16V

Input Supply Voltage (Survival)

Electrical Characteristics

Limits in standard typeface are for $T_J = 25^{\circ}C$, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: $V_{IN} = V_O(NOM) + 1V$, $I_L = 1$ mA, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, $V_{S/D} = 2V$.

Symbol	Parameter	Conditions	Typical		/8AI-X.X te 6)		7/8I-X.X te 6)	Units
•,			.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	Min	Max	
ΔV _O	Output Voltage			-0.5	0.5	-1.0	1.0	
	Tolerance	$0.1 \text{ mA} < I_{L} < 200 \text{ mA}$		-0.8	0.8	-1.6	1.6	%V _{NOP}
				-1.8	1.8	-2.8	2.8	1
ΔV _O	Output Voltage Line	$V_O(NOM) + 1V \le V_{IN} \le$			0.014		0.014	
$\frac{0}{\Delta V_{IN}}$	Regulation	16V	0.007		0.032		0.032	%/V
V _{IN} –V _O	Dropout Voltage	I _L = 100 μA			2.0		2.0	
	(Note 7)		1		3.5		3.5	1
		I _L = 75 mA			120		120	1
			90		170		170	- mV
		I _L = 200 mA	100		230		230	-
			180		350		350	
I _{GND} Ground Pin	Ground Pin Current	I _L = 100 μA	100		120		120	150 800 μΑ
					150		150	
		I _L = 75 mA	500		800		800	
			500		1400		1400	
		I _L = 200 mA	4		2.1		2.1	
			1		3.7		3.7	
		V _{S/D} < 0.3V	0.05		1.5		1.5	μA
l _o (PK)	Peak Output Current	$V_{OUT} \ge V_O(NOM) - 5\%$	400	250		250		
I _O (MAX)	Short Circuit Current	R _L = 0 (Steady State) (Note 10)	400					mA
ə _n	LP2987 Output Noise Voltage (RMS)	BW = 300 Hz to 50 kHz, V _{OUT} = 3.3V C _{OUT} = 10 μF	100					
	LP2988 Output Noise Voltage (RMS)	BW = 300 Hz to 50 kHz, $V_{OUT} = 3.3V$ $C_{OUT} = 10 \mu\text{F}$ $C_{BYPASS} = .01 \mu\text{F}$	20					μV(RMS
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Ripple Rejection	$f = 1 \text{ kHz}, C_{OUT} = 10 \mu \text{F}$ $C_{BYP} = 0 \text{ (LP2988)}$	65					dB
$rac{\Delta V_{OUT}}{\Delta T}$	Output Voltage Temperature Coefficient	(Note 9)	20					ppm/°0

-0.3V to +16V

Electrical Characteristics (Continued)

Limits in standard typeface are for $T_J = 25^{\circ}C$, and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified: $V_{IN} = V_O(NOM) + 1V$, $I_L = 1$ mA, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, $V_{S/D} = 2V$.

Symbol	Parameter	Conditions	Typical	LM2987/8AI-X.X (Note 6)		LM2987/8I-X.X (Note 6)		Units
				Min	Max	Min	Max	1
IDELAY	Delay Pin Current		0.0	1.6	2.8	1.6	2.8	
	Source	2.2	1.4	3.0	1.4	3.0	μA	
SHUTDOW	NINPUT							
V _{S/D}	S/D Input Voltage	V _H = O/P ON	1.4	1.6		1.6		0.18 V
	(Note 8)	V _L = O/P OFF	0.55		0.18		0.18	
I _{S/D}	S/D Input Current	$V_{S/D} = 0$	0		-1		-1	— μΑ
		$V_{S/D} = 5V$	5		15		15	
ERROR CO	MPARATOR							
I _{OH}	Output "HIGH" Leakage	V _{OH} = 16V	0.01		1		1	
			0.01		2		2	- μΑ
V _{OL}	Output "LOW" Voltage	$V_{\rm IN} = V_{\rm O}(\rm NOM) - 0.5V,$	150		220		220	
		I _O (COMP) = 300 μA	150		350		350	mV
V _{THR}	Upper Threshold Voltage		1.6	-5.5	-3.5	-5.5	-3.5	
(MAX)			-4.6	-7.7	-2.5	-7.7	-2.5	
V _{THR}	Lower Threshold Voltage		6.6	-8.9	-4.9	-8.9	-4.9	%V _{OU}
(MIN)			-6.6	-13.0	-3.3	-13.0	-3.3	
HYST	Hysteresis		2.0]

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: The ESD rating of the Bypass pin is 500V (LP2988 only). The ESD rating of the VIN pin is 1kV and the Delay pin is ESD rated at 1.5kV.

Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature, T_J (MAX), the junction-to-ambient thermal resistance, θ_{J-A} , and the ambient temperature, T_A . The maximum allowable power dissipation at any ambient temperature is calculated using:

$$P(MAX) = \frac{T_{J}(MAX) - T_{A}}{\theta_{J-A}}$$

The value of θ_{J-A} for the SO-8 (M) package is 160°C/W, and the mini SO-8 (MM) package is 200°C/W. The value θ_{J-A} for the LLP (LD) package is specifically dependent on PCB trace area, trace material, and the number of layers and thermal vias. For improved thermal resistance and power dissipation for the LLP package, refer to Application Note AN-1187. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.

Note 4: If used in a dual-supply system where the regulator load is returned to a negative supply, the LM2987/8 output must be diode-clamped to ground. **Note 5:** The output PNP structure contains a diode between the V_{IN} and V_{OUT} terminals that is normally reverse-biased. Forcing the output above the input will turn on this diode and may induce a latch-up mode which can damage the part (see Application Hints).

Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 7: Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below the value measured with a 1V differential. **Note 8:** To prevent mis-operation, the Shutdown input must be driven by a signal that swings above V_H and below V_L with a slew rate not less than 40 mV/µs (see Application Hints).

Note 9: Temperature coefficient is defined as the maximum (worst-case) change divided by the total temperature range.

Note 10: See Typical Performance Characteristics curves.

V_{DROP} (mV) ∑ 3.302 ∴ 3.301 150 3.301 100 75 m A 3.300 50 10 m A 0 mA 3.299 -40 0 40 80 120 -50 -25 0 25 50 75 100 125 150 Temperature (°C) Temperature (°C) 10001717 10001718 **Dropout Voltage vs Load Current Dropout Characteristics** 200 4 V_{OUT} = 3.3V 175 = 44Ω RL 150 3 V_{DROP} (mV) 125 V_{0UT} (V) 100 2 75 $R_{L} = 16.5 \Omega$ 50 1 25 0 0 80 120 2 3 0 40 160 200 0 1 4 V_{IN} (V) Load Current (mA) 10001719 10001720 **Ground Pin Current vs Ground Pin Current vs Temperature and Load** Load Current 2000 1200 200 m A 1750 1000 1500 800 (Ψ^π) 1250 1000 ^{OND} 750 l_{GND} (μΑ) 600 75 m A 400 500 200 10 m A 250 0 mA 0 0 0 -50 -25 25 50 75 100 125 150 40 80 120 0 160 Temperature (°C) I_{LOAD} (mA) 10001721 10001722

V_{OUT} vs Temperature

3.304

3.303

200

5

Typical Performance Characteristics Unless otherwise specified: $T_A = 25^{\circ}C$, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, S/D is tied to V_{IN} , $V_{IN} = V_O(NOM) + 1V$, $I_L = 1 \ mA$. **Dropout Voltage vs Temperature**


300

250


200

-200 mA

Typical Performance Characteristics Unless otherwise specified: $T_A = 25^{\circ}C$, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, S/D is tied to V_{IN} , $V_{IN} = V_O(NOM) + 1V$, $I_L = 1 \ mA$. (Continued)









50 µs/Div









10001727






10001724





50 μs/Div






20 µs/Div

10001728


10001726


Typical Performance Characteristics Unless otherwise specified: $T_A = 25^{\circ}C$, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, S/D is tied to V_{IN} , $V_{IN} = V_O(NOM) + 1V$, $I_L = 1 \ mA$. (Continued)



20 µs/Div

10001729







500 ms/Div


10001731

Short Circuit Current vs Output Voltage






10001730




10001732


Instantaneous Short Circuit Current vs Temperature



LP2987/LP2988


Typical Performance Characteristics Unless otherwise specified: $T_A = 25^{\circ}C$, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, S/D is tied to V_{IN} , $V_{IN} = V_O(NOM) + 1V$, $I_L = 1 \ mA$. (Continued)






Input to Output Leakage vs Temperature


10001736




Delay Pin Current vs Delay Pin Voltage




Typical Performance Characteristics Unless otherwise specified: $T_A = 25^{\circ}C$, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, S/D is tied to V_{IN} , $V_{IN} = V_O(NOM) + 1V$, $I_L = 1 \ mA$. (Continued)






Typical Performance Characteristics Unless otherwise specified: $T_A = 25$ °C, $C_{OUT} = 4.7 \ \mu$ F, $C_{IN} = 2.2 \ \mu$ F, S/D is tied to V_{IN} , $V_{IN} = V_O(NOM) + 1V$, $I_L = 1 \ mA$. (Continued)





10001739






10001752






10001754







Output Noise Density (LP2988)




10001753

Turn-On Time (LP2988)






Basic Application Circuits



Basic Application Circuits (Continued)



*Capacitance value shown is minimum required to assure stability, but may be increased without limit. Larger output capacitor provides improved dynamic response.

**Shutdown must be actively terminated (see Application Hints). Tie to INPUT (pin 4) if not used.

Application Hints

LLP Package Devices

The LP2987/LP2988 is offered in the 8 lead LLP surface mount package to allow for increased power dissipation compared to the SO-8 and Mini SO-8. For details on thermal performance as well as mounting and soldering specifications, refer to Application Note AN-1187.

EXTERNAL CAPACITORS

As with any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance.


INPUT CAPACITOR: An input capacitor ($\geq 2.2 \ \mu$ F) is required between the LP2987/8 input and ground (amount of capacitance may be increased without limit).

This capacitor must be located a distance of not more than 0.5" from the input pin and returned to a clean analog ground. Any good quality ceramic or tantalum may be used for this capacitor.


OUTPUT CAPACITOR: The output capacitor must meet the requirement for minimum amount of capacitance and also have an appropriate E.S.R. (equivalent series resistance) value.

Curves are provided which show the allowable ESR range as a function of load current for 3V and 5V outputs.

ESR Curves For 5V Output



ESR Curves For 3V Output



Application Hints (Continued)

IMPORTANT: The output capacitor must maintain its ESR in the stable region *over the full operating temperature range of the application* to assure stability.

The minimum required amount of output capacitance is 4.7 $\mu\text{F}.$ Output capacitor size can be increased without limit.

It is important to remember that capacitor tolerance and variation with temperature must be taken into consideration when selecting an output capacitor so that the minimum required amount of output capacitance is provided over the full operating temperature range. A good Tantalum capacitor will show very little variation with temperature, but a ceramic may not be as good (see next section).

The output capacitor should be located not more than 0.5" from the output pin and returned to a clean analog ground.

CAPACITOR CHARACTERISTICS

TANTALUM: A solid tantalum capacitor is the best choice for the output capacitor on the LM2987/8. Available from many sources, their typical ESR is very close to the ideal value required on the output of many LDO regulators.

Tantalums also have good temperature stability: a 4.7 μF was tested and showed only a 10% decline in capacitance as the temperature was decreased from +125°C to -40°C. The ESR increased only about 2:1 over the same range of temperature.

However, it should be noted that the increasing ESR at lower temperatures present in all tantalums can cause oscillations when marginal quality capacitors are used (where the ESR of the capacitor is near the upper limit of the stability range at room temperature).

CERAMIC: The ESR of ceramic capacitor can be low enough to cause an LDO regulator to oscillate: a 2.2 μ F ceramic was measured and found to have an ESR of 15 m Ω .

If a ceramic capacitor is to be used on the LP2987/8 output, a 1 Ω resistor should be placed in series with the capacitor to provide a minimum ESR for the regulator.

A disadvantage of ceramic capacitors is that their capacitance varies a lot with temperature: Large ceramic capacitors are typically manufactured with the Z5U temperature characteristic, which results in the capacitance dropping by 50% as the temperature goes from 25°C to 80°C.

This means you have to buy a capacitor with twice the minimum C_{OUT} to assure stable operation up to 80°C.


ALUMINUM: The large physical size of aluminum electrolytics makes them unsuitable for most applications. Their ESR characteristics are also not well suited to the requirements of LDO regulators. The ESR of a typical aluminum electrolytic is higher than a tantalum, and it also varies greatly with temperature.

A typical aluminum electrolytic can exhibit an ESR increase of 50X when going from 20°C to -40°C. Also, some aluminum electrolytics can not be used below -25°C because the electrolyte will freeze.

POWER-ON RESET DELAY

A power-on reset function can be easily implemented using the LP2987/8 by adding a single external capacitor to the Delay pin. The Error output provides the power-on reset signal when input power is applied to the regulator.


The reset signal stays low for a pre-set time period after power is applied to the regulator, and then goes high (see Timing Diagram below).



The external capacitor c_{DLY} sets the delay time (T_{DELAY}). The value of capacitor required for a given time delay may be calculated using the formula:

$$C_{DLY} = T_{DELAY} / (5.59 \text{ X } 10^5)$$

To simplify design, a plot is provided below which shows values of $\rm C_{\rm DLY}$ versus delay time.




Plot of C_{DLY} vs T_{DELAY}

Application Hints (Continued)

DETAILS OF ERR/RESET CIRCUIT OPERATION: (Refer to LP2987/8 Equivalent Circuit).





LP2987/8 Equivalent Circuit

The output of comparator U2 is the ERR/RESET flag. Since it is an open-collector output, it requires the use of a pull-up resistor (R_P). The 1.23V reference is tied to the inverting input of U2, which means that its output is controlled by the voltage applied to the non-inverting input.

The output of U1 (also an open-collector) will force the non-inverting input of U2 to go low whenever the LP2987/8 regulated output drops about 5% below nominal.

U1's inverting input is also held at 1.23V. The other input samples the regulated output through a resistive divider (R_A and R_B). When the regulated output is at nominal voltage, the voltage at the divider tap point will be 1.23V. If this voltage drops about 60 mV below 1.23V, the output of U1 will go low forcing the output of U2 low (which is the ERROR state).

Power-ON reset delay occurs when a capacitor (shown as C_{DLY}) is connected to the Delay pin. At turn-ON, this capacitor is initially fully discharged (which means the voltage at the Delay pin is 0V). The output of U1 keeps C_{DLY} fully discharged (by sinking the 2.2 µA from the current source) until the regulator output voltage comes up to within about 5% of nominal. At this point, U1's output stops sinking current and the 2.2 µA starts charging up C_{DLY} .

When the voltage across C_{DLY} reaches 1.23V, the output of U2 will go high (note that D1 limits the maximum voltage to about 2V).

SELECTING C_{DLY}: The maximum recommended value for this capacitor is 1 μ F. The capacitor must not have excessively high leakage current, since it is being charged from a 2.2 μ A current source.

Aluminum electrolytics can not be used, but good-quality tantalum, ceremic, mica, or film types will work.

SHUTDOWN INPUT OPERATION

The LP2987/8 is shut off by driving the Shutdown input low, and turned on by pulling it high. If this feature is not to be used, the Shutdown input should be tied to $V_{\rm IN}$ to keep the regulator output on at all times.

To assure proper operation, the signal source used to drive the Shutdown input must be able to swing above and below the specified turn-on/turn-off voltage thresholds listed as V_H and V_L , respectively (see Electrical Characteristics).

It is also important that the turn-on (and turn-off) voltage signals applied to the Shutdown input have a slew rate which is not less than 40 mV/ μ s.

CAUTION: the regulator output state can not be guaranteed if a slow-moving AC (or DC) signal is applied that is in the range between V_H and V_L .

REVERSE INPUT-OUTPUT VOLTAGE

The PNP power transistor used as the pass element in the LP2987/8 has an inherent diode connected between the regulator output and input.

During normal operation (where the input voltage is higher than the output) this diode is reverse-biased.

However, if the output is pulled above the input, this diode will turn ON and current will flow into the regulator output.

In such cases, a parasitic SCR can latch which will allow a high current to flow into $V_{\rm IN}$ (and out the ground pin), which can damage the part.

In any application where the output may be pulled above the input, an external Schottky diode must be connected from $V_{\rm IN}$ to $V_{\rm OUT}$ (cathode on $V_{\rm IN}$, anode on $V_{\rm OUT}$), to limit the reverse voltage across the LP2987/8 to 0.3V (see Absolute Maximum Ratings).

BYPASS CAPACITOR (LP2988)

The capacitor connected to the Bypass pin must have very low leakage. The current flowing out of the Bypass pin comes from the Bandgap reference, which is used to set the output voltage. Since the Bandgap circuit has only a few microamps flowing in it, loading effects due to leakage current will cause a change in the regulated output voltage.

Curves are provided which show the effect of loading the Bypass pin on the regulated output voltage.

Care must be taken to ensure that the capacitor selected for bypass will not have significant leakage current over the operating temperature range of the application.

A high quality ceramic capacitor which uses either NPO or COG type dielectiric material will typically have very low leakage. Small surface-mount polypropolene or polycarbonate film capacitors also have extremely low leakage, but are slightly larger in size than ceramics.

Application Hints (Continued)

